

ABSTRACT OF THE DISCLOSURE

A circuit includes a register which stores therein a semaphore address, and further includes a semaphore control circuit which asserts a control
5 signal in response to a read access by a processor directed to the semaphore address, and negates the control signal in response to a write access by the processor directed to the semaphore address.

10092306-030702